ChongMing Group (HK) Int'l Co., Ltd

CHONGMING GROUP (HK) INT'L CO., LTD.

Manufacturer from China
Active Member
3 Years
Home / Products / Flash Memory IC Chip /

CDC3S04YFFR Clock Timer ICS Clock Drivers & Distribution Quad Sine-Wave Clock Buffer with LDO

Contact Now
ChongMing Group (HK) Int'l Co., Ltd
City:shenzhen
Country/Region:china
Contact Person:MsDoris Guo
Contact Now

CDC3S04YFFR Clock Timer ICS Clock Drivers & Distribution Quad Sine-Wave Clock Buffer with LDO

Ask Latest Price
Video Channel
Brand Name :Ti
Model Number :CDC3S04YFFR
MOQ :Contact us
Price :Contact us
Payment Terms :Paypal, Western Union, TT
Supply Ability :50000 Pieces per Day
Delivery Time :The goods will be shipped within 3 days once received fund
Packaging Details :DSBGA20
Description :IC CLK BUFFER 1:4 52MHZ 20DSBGA
Max Output Freq :52 MHz
Supply Voltage - Max :2.5 V
Supply Voltage - Min :- 0.5 V
Minimum Operating Temperature :- 40 C
Maximum Operating Temperature :+ 85 C
Maximum Input Frequency :52 MHz
more
Contact Now

Add to Cart

Find Similar Videos
View Product Description

CDC3S04YFFR Clock Timer ICS Clock Drivers & Distribution Quad Sine-Wave Clock Buffer with LDO

FEATURES

  • 1:4 Low-Jitter Clock Buffer

  • Single-Ended Sine-Wave Clock Input and Outputs

  • Ultralow Phase Noise and Standby Current

  • Individual Clock Request Inputs for Each Output

  • On-Chip Low-Dropout Output (LDO) for Low- Noise TCXO Supply

  • Serial I2C Interface (Compatible With High- Speed Mode, 3.4 Mbit/s)

  • 1.8-V Device Power Supply

  • Wide Temperature Range, –40°C to 85°C

  • ESD Protection: 2 KV HBM, 750 V CDM, and 100 V MM

  • Small 20-Pin Chip-Scale Package: 0.4-mm Pitch WCSP (1.6 mm × 2 mm)

APPLICATIONS

  • Cellular Phones

  • Smart Phones

  • Mobile Handsets

  • Portable Systems

  • Wireless Modems Including GPS, WLAN, W- BT, D-TV, DVB-H, FM Radio, WiMAX, and System Clock

DESCRIPTION

The CDC3S04 is a four-channel low-power low-jitter sine-wave clock buffer. It can be used to buffer a single master clock to multiple peripherals. The four sine-wave outputs (CLK1–CLK4) are designed for minimal channel-to-channel skew and ultralow additive output jitter.

Each output has its own clock request inputs which enables the dedicated clock output. These clock requests are active-high (can also be changed to be active-low via I2C), and an output signal is generated that can be sent back to the master clock to request the clock (MCLK_REQ). MCKL_REQ is an open- source output and supports the wired-OR function (default mode). It needs an external pulldown resistor. MCKL_REQ can be changed to wired-AND or push- pull functionality via I2C.

The CDC3S04 also provides an I2C interface (Hs- mode) that can be used to enable or disable the outputs, select the polarity of the REQ inputs, and allow control of internal decoding.

The CDC3S04 features an on-chip high-performance LDO that accepts voltages from 2.3 V to 5.5 V and outputs a 1.8-V supply. This 1.8-V supply can be used to power an external 1.8-V TCXO. It can be enabled or disabled for power saving at the TCXO.

Inquiry Cart 0